

SHEET

```

Sheet 1 COVER PAGE
Sheet 2 POWER MAP
Sheet 3 CLOCK MAP
Sheet 4 SEQUENCE MAP
Sheet 5 GPIO/HOLE/EMI CAP
Sheet 6 CLOCK GEN RTM875T
Sheet 7 LGA-775 - FSB_VTT & Non-GTL
Sheet 8 LGA-775 - Host Bus
Sheet 9 LGA-775 - VCORE & GND
Sheet 10 EAGLELAKE-G Host Bus
Sheet 11 EAGLELAKE-G DMI & PCI-E 16X
Sheet 12 EAGLELAKE-G DDR Channel A&B
Sheet 13 EAGLELAKE-VGA
Sheet 14 EAGLELAKE-G POWER & PLL
Sheet 15 EAGLELAKE-G GND
Sheet 16 GTL VREF SEL
Sheet 17 DDR2 DIMM
Sheet 18 DDR2 Terms & Decaps
Sheet 19 VGA CONNECTOR
Sheet 20 LVDS RTD22x0
Sheet 21 PRT and SMBUS ISP
Sheet 22 ICH7 DMI&PCI&PCI&USB
Sheet 23 ICH7 HOST/SATA/MSIC/LPC/AUD
Sheet 24 ICH7 POWER & GND
Sheet 25 SATA CONN
Sheet 26 USB CONN
Sheet 27 AUDIO CX20582-10Z
Sheet 28 VT6325 1394/CARD READER
Sheet 29 Gb LAN RTL8111DL
Sheet 30 Mini PCIE SLOT
Sheet 31 SPI & FAN & BUZZER & LED
Sheet 32 SUPER I/O SMSC5147
Sheet 33 REAR IO RISER
Sheet 34 DC19V & SYS_EN CIRCUIT
Sheet 35 VCC5SB / VCC3_3SB
Sheet 36 VCC_12 & VCC5 & VCC3_3
Sheet 37 VCC_1.8_DIMM / VCC_1.1_CORE
Sheet 38 VRD 11.1
Sheet 39 TEST COUPON


```

BOM Configuration

```
(R): Unmount
(E): EUP circuit
(F): card reader and 1394
(X): remove after MP
(N): For without 1394 and carder sku
```

wlstron						Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
File _____							
COVER PAGE							
Size C	Document Number EAGLELAKE					Rev A00	
Date:	Monday, May 25, 2009			Sheet	1	of	30

Westlake Power Map



	CPU (Core 2 Dual Yorkfield)	
VCORE	VCORE	60A
V_1PL_FSB	VTT (1.1V)	4.6A

DDR2 DIMM	
V_1P8_MEM	1.8V
	VDD/VDDQ (S0, S3) 9.4A
MEM_VTT	0.9V
	VTT(S0,S3) 1.2A

	NB G41	
V_1P1_CORE	1.1V	
V_1P1_CORE	Core	18.8A
V_1P1_CORE	1.1V	
VOC3_3	DMI & PCIe	2.5A
	3.3V	
V_1P5_ICH	Misc 3.3V	70mA
	1.5V	
V_1P8_MEM	Misc 1.5V	15.8mA
	1.8V	
V_1P5_ICH	VCC_SM	1.87A
	1.5V	
V_1P1_FSB	VCC_SMLCK	250mA
	1.1V	
V_1P1_CORE	VTT	1.3A
	1.1V	
V_1P1_CORE	VC_CL	3.8A

	SB ICH7
V_ICH_CORE	Vcc1_05 0.86 A
	VccSus1_05
V_1P5_ICH	Vcc1_5_A/Vcc1_5B VccUSBPLL/VccDMIPLL VccSATAPLL 1.89A
VCC3_3	Vcc3_3 0.33A
VCC3_3SB	VccSus3_3 52mA
VBAT	VCORTC
VCC5	V5REF 6mA
VCC5SB	V5REF_Sus 10mA
V_1P1_FSB	V_CPU_IO 14mA


SUPER I/O	
VCC3_3	+3.3VDUAL 10mA
VCC3_3SB	


VCC5	
VCC3_3SB	CX20582
VCC3_3	VCC3_3AUX
	VCC3_3 internal

V_3P3_LAN	RTL8111DL
	VCC3_3LAN
	V_1P2_LAN internal

VCC3_3	VCORE_1394
	V_1P2 internal

SATAPWR1	
VCC12	VCC12
VCC5	VCC5
VCC3_3	VCC3_3





During step 2~ 4:

Power sequence:

2. SLP_S4

2-A. SLP_S4 ----> MEM1.8V

3. SLP_S3


3-A. SLP_S3 ----> 12V, 5V, 3.3V

3-B. 3.3V----> ICH 1.5V ----> FSB_VTT

----> ICH 1.05V

----> NB_CORE 1.1V

4. FSB_VTT ----> VRM









<Variant Name>		
Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei		
Title		
SEQUENCE MAP		
Size	Document Number	Rev
A3	EAGLELAKE	A00
Date:	Monday, May 25, 2009	Sheet 4 of 39

ICH 7


PIN NAME	PIN#	POWER WELL	USAGE	Default Type	DURING RESET	Default Setting	NOTES
GPIO0	A818	MAIN	ICH_BM_BUSY	GPI	-----	-----	
GPIO1	C8	MAIN	P_REQ_N5	GPI	-----	-----	
GPIO2	G8	MAIN	PIRQE	GPI	-----	-----	
GPIO3	F7	MAIN	PIRQJF	GPI	-----	-----	
GPIO4	F8	MAIN	PIRQJG	GPI	-----	-----	
GPIO5	G7	MAIN	PIRQJH	GPI	-----	-----	
GPIO6	AC21	MAIN	W_DETECT_N	GPI	-----	-----	For wireless LAN card detected (L: existed)
GPIO7	AC18	MAIN	CB_DET_N	GPI	-----	-----	For PWR BT&LED cable detected (L: existed)
GPIO8	E21	RESUME	non-use	GPI	-----	-----	
GPIO9	E20	RESUME	PANEL_DET	GPI	-----	-----	For ICH7 inform scalar chip function
GPIO10	A20	RESUME	IO_SMI*	GPI	IN	-----	For SIO_SMI* function(low Active)
GPIO11	B23	RESUME	LPC_PME*	Native	IN	-----	For SIO LPC_PME* function(low Active)
GPIO12	F19	RESUME	non-use	GPI	-----	-----	
GPIO13	E19	RESUME	non-use	GPI	-----	-----	
GPIO14	R4	RESUME	AUD_EXPMUTE*	GPI	-----	-----	For AUDIO output Mute function (default : High)
GPIO15	E22	RESUME	non-use	GPI	-----	-----	
GPIO16	AC22	MAIN	AUD_SPMUTE*	GPO	-----	High	I/PID 20K/For Speaker Mute function (default : High)
GPIO17	D8	MAIN	P_GNT_N5	GPO	-----	-----	INTEGRATED P/U 20K
GPIO18	A20	MAIN	W_DISABLE*	GPO	-----	High	For wireless LAN disable(default : High enable)
GPIO19	AH18	MAIN	INV_DET*	GPI	-----	-----	For Inverter cable detected (L: existed)
GPIO20	AF21	MAIN	non-use	GPO	-----	-----	
GPIO21	AF19	MAIN	LVDS_DET*	GPI	-----	-----	For LVDS cable detected (L: existed)
GPIO22	A13	MAIN	P_REQ_N4	Native	-----	-----	
GPIO23	AA5	MAIN	non-use	Native	-----	-----	Multiplexed with LDRQ1#
GPIO24	R3	RESUME	LAN_EN	GPO	Out	Low	For LAN power enable (Default: Low enable)
GPIO25	D20	RESUME	DML_MODE	GPO	-----	Low	DML use AC mode
GPIO26	A21	RESUME	non-use	GPO	-----	-----	
GPIO27	B21	RESUME	SUSLED*	GPO	Out	-----	For Suspend LED function
GPIO28	E23	RESUME	PWRLED*	GPO	Out	-----	For PWR LED function
GPIO29	C3	RESUME	OC*5	Native	-----	-----	
GPIO30	A2	RESUME	OC*67	Native	-----	-----	
GPIO31	B3	RESUME	OC*67	Native	-----	-----	
GPIO32	AG18	MAIN	non-use	GPO	-----	-----	
GPIO33	AC19	MAIN	non-use	GPO	-----	-----	
GPIO34	U2	MAIN	non-use	GPO	-----	High	
GPIO35	AD21	MAIN	CAMERA_EN	GPO	-----	High	For Webcam enable function (default : High enable)
GPIO36	AH19	MAIN	BOARD_ID_1	GPI	-----	-----	Multiplexed with SATA2GPP
GPIO37	AE19	MAIN	BOARD_ID_2	GPI	-----	-----	Multiplexed with SATA3GPP
GPIO38	AD20	MAIN	RISER1_DET	GPI	-----	-----	For Rear IO cable1 detected (L: existed)
GPIO39	AE20	MAIN	RISER2_DET	GPI	-----	-----	For Rear IO cable2 detected (L: existed)
GPIO48	A14	MAIN	P_GNT_N4	Native	-----	-----	
GPIO49	AG24	CPU	CPUUPWRGD	Native	-----	-----	


SCH 5147

GPIO #	Usage	BIOS Post Value	I/O	IN-POWER	OUT-POWER
GP10	PLTRST*_I394	Native(nPCIRST_OUT3)	O	N/A	AUX (VTR)
GP11	PLTRST*_RISER	Native(nPCIRST_OUT1)	O	N/A	AUX (VTR)
GP12	PLTRST*_LAN	Native(nPCIRST_OUT2)	O	N/A	AUX (VTR)
GP14	PLTRST*_DBP	Native(nPCIRST_OUT4)	O	N/A	AUX (VTR)
GP15	non-use	non-use		N/A	MAIN (VTR)
GP16	PROCHOT*_L	PROCHOT* (Processor Not Function) Default High,Over 85 degree, Enable PROCHOT Function	OD	N/A	AUX (VTR)
GP17	SYS_FAN2_CTRL_SIO	FAN#3 3/11	O	N/A	AUX (VTR)
GP20	ICH_BM_BUSY	Native(PECI Request)	I	AUX (VTR)	MAIN (VTR)
GP21	KBDATA	Native(KBDATA)	O	AUX (VTR)	MAIN (VTR)
GP22	KBCLK	Native(KBCLK)	O	AUX (VTR)	MAIN (VTR)
GP27	IO_SMI*	Native (IO_SMI*)	O	AUX (VTR)	AUX (VTR)
GP32	MSDATA	Native(MSDATA)	O	AUX (VTR)	MAIN (VTR)
GP33	MSCLK	Native(MSCLK)	O	AUX (VTR)	MAIN (VTR)
GP36	KBRST*	Native(KBRST*)	O	AUX (VTR)	MAIN (VTR)
GP37	A20GATE	Native(A20GATE)	O	AUX (VTR)	MAIN (VTR)
GP40	non-use	non-use		AUX (VTR)	AUX (VTR)
GP41	non-use	non-use		O AUX (VTR)	AUX (VTR)
GP42	LPC_PME*	Native(nIO_PME)	O	AUX (VTR)	AUX (VTR)
GP43	AUTO_COLOR_SIO	AUTO_COLOR_SIO(Default: High)	O	AUX (VTR)	MAIN (VTR)
GP50	Panel_FB	Panel_FB	I	AUX (VTR)	AUX (VTR)
GP51	SMBUS_I3P	Hi I3P (L:disable(default)	OD	AUX (VTR)	AUX (VTR)
GP52	GPU_GLTRF_CTRL_1	GPO (Default: Low)	O	AUX (VTR)	AUX (VTR)
GP53	GPU_GLTRF_CTRL_2	GPO(Default: High)	O	AUX (VTR)	AUX (VTR)
GP54	PRT_I3P	Li I3P (H:disable(default)	OD	AUX (VTR)	AUX (VTR)
GP55	PANEL_SEL1	PANEL type select	OD	AUX (VTR)	AUX (VTR)
GP56	PANEL_SEL2	PANEL type select	OD	AUX (VTR)	AUX (VTR)
GP57	PANEL_SEL3	PANEL type select	OD	AUX (VTR)	AUX (VTR)
GP60	PECI_READY1	Native(PECI Ready)	I	AUX (VTR)	AUX (VTR)
GP61	PECI_STO_R	Native(PECI IO)	I	AUX (VTR)	AUX (VTR)




SMBUS MAP




 <div> Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei </div>	
GPIO/HOLE/EMI CAP	
File	
Size A2	Document Number EAGLELAKE
Date Monday, May 25, 2009	Sheet 5 of 30
Rev A00	


7	BSEL0	>>	BSEL0
7	BSEL1	>>	BSEL1
7	BSEL2	>>	BSEL2
13	GMCH_BSEL0	>>	GMCH_BSEL0
13	GMCH_BSEL1	>>	GMCH_BSEL1
13	GMCH_BSEL2	>>	GMCH_BSEL2
22	CLK48_USB	>>	CLK48_USB
32	CLK33_DBP	>>	CLK33_SL1_R.1
32	CLK33_SIO	>>	CLK33_SIO_R.1
22	CLK33_ICH	>>	CLK33_ICH_R.1
32	CLK14_ICH	>>	CLK14_ICH
32	CLK14_SIO	>>	CLK14_SIO
7,17,21,30,32	SMBDATA	>>	SMBDATA
7,17,21,30,32	SMBCLK	>>	SMBCLK
13	CLK96_DOT	>>	CLK96_DOT
13	CLK96_DOT*	>>	CLK96_DOT*
11	CLKSRC_GMCH	>>	CLKSRC_GMCH
11	CLKSRC_GMCH*	>>	CLKSRC_GMCH*
23	CLKSRC_SATA	>>	CLKSRC_SATA
23	CLKSRC_SATA*	>>	CLKSRC_SATA*
28	CLKSRC_PE1X_1394	>>	CLKSRC_PE1X_1394
28	CLKSRC_PE1X_1394*	>>	CLKSRC_PE1X_1394*
29	CLKSRC_PE1X_LAN	>>	CLKSRC_PE1X_LAN
29	CLKSRC_PE1X_LAN*	>>	CLKSRC_PE1X_LAN*
22	CLKSRC_ICH	>>	CLKSRC_ICH
22	CLKSRC_ICH*	>>	CLKSRC_ICH*
30	CLKSRC_PE1X_SL1	>>	CLKSRC_PE1X_SL1
30	CLKSRC_PE1X_SL1*	>>	CLKSRC_PE1X_SL1*
13	DPL_REFSSCLKIN	>>	DPL_REFSSCLKIN_DP
13	DPL_REFSSCLKIN*	>>	DPL_REFSSCLKIN_DP*
7	CLKH_CPU_XDP	>>	CLKH_CPU_XDP
7	CLKH_CPU_XDP*	>>	CLKH_CPU_XDP*
10	CLKH_GMCH	>>	CLKH_GMCH
10	CLKH_GMCH*	>>	CLKH_GMCH*
7	CLKH_CPU	>>	CLKH_CPU
7	CLKH_CPU*	>>	CLKH_CPU*
23,38	ICH_VRMPWRGD	>>	ICH_VRMPWRGD


Decoupling for Clock Driver




	Trace Width	DIFF Space	Other DIFF Space	DIFF/Trace Impedance	DIFF Matched	NOTE
HOST CLK	4 mils	10 mils	18 mils	95 ohm	10 mils	NB-CPU= 1700 mils
PCI CLK	4 mils	10 mils	X	50 ohm ± 15%	X	
REF CLK	4 mils	10 mils	X	50 ohm ± 15%	X	
USB CLK	4 mils	10 mils	X	50 ohm ± 15%	X	
DREF CLK	4 mils	10 mils	18 mils	95 ohm	10 mils	
SRC CLK	4 mils	10 mils	18 mils	95 ohm	25 mils	









<Variant Name>

wistron

Wistron Incorporated

21F, 88, Hsin Tai Wu Rd

Hsichih, Taipei

File

LGA-775 - VCORE & GND

Size

C

Document Number

EAGLELAKE

Rev

A00

Date

Monday, May 25, 2009

Sheet


9 of 39

PDF created with pdfFactory trial version www.pdffactory.com

Host Interface


8 HA*[3..35] << HA*[3..35]
 8 HREQ*[0..4] << HREQ*[0..4]
 8 H_ADSTB0* << H_ADSTB0*
 8 H_ADSTB1* << H_ADSTB1*
 8 H_DSTBP0* << H_DSTBP0*
 8 H_DSTBP0* << H_DSTBP0*
 8 H_DBI0* << H_DBI0*
 8 H_DSTBP1* << H_DSTBP1*
 8 H_DSTBP1* << H_DSTBP1*
 8 H_DBI1* << H_DBI1*
 8 H_DSTBP2* << H_DSTBP2*
 8 H_DSTBP2* << H_DSTBP2*
 8 H_DBI2* << H_DBI2*
 8 H_DSTBP3* << H_DSTBP3*
 8 H_DSTBP3* << H_DSTBP3*
 8 H_DBI3* << H_DBI3*
 8 H_ADS* << H_ADS*
 8 H_TRDY* << H_TRDY*
 8 H_DRDY* << H_DRDY*
 8 H_DEFER* << H_DEFER*
 8 H_HIT* << H_HIT*
 8 H_LOCK* << H_LOCK*
 8 H_BR0* << H_BR0*
 8 H_BNR* << H_BNR*
 8 H_BPR* << H_BPR*
 8 H_DBSY* << H_DBSY*
 8 H_RS0* << H_RS0*
 8 H_RS1* << H_RS1*
 8 H_RS2* << H_RS2*
 4,7,8,32 CPURST* << CPURST*

8 HD*[0..15] << HD*[0..15]
 8 HD*[16..31] << HD*[16..31]
 8 HD*[32..47] << HD*[32..47]
 8 HD*[48..63] << HD*[48..63]
 6 CLKH_GMCH << CLKH_GMCH
 6 CLKH_GMCH* << CLKH_GMCH*





MCH_GTLREF VOLTAGE SHOULD BE
 $0.635 * V_{TT} = 0.7V$

220P should put close to MCH pin. Use 10
 mils width 7 mils space.



HSWINF VOLTAGE 10 mils width 10 mils space
 after 250 MIL breakout. Place divider
 resistor near VTT.



USE 5MIL TRACE, ISOLATE W/5MIL SPACE; IF
 50MILS INCREASE TO 10/7

<Variant Name>

wistron

Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei


Eaglelake-G Host Bus


Size Document Number
 Custom EAGLELAKE


Rev
 A00

Date: Monday, May 25, 2009

Sheet 10 of 39







<Variant Name>

wlstron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei






Title
Eaglelake-G GND

Size	Document Number	Rev
Customer	EAGLELAKE	A00

Date: Monday, May 25, 2009 Sheet 15 of 39


Channel A, Slot 1

Channel B, Slot 1




wistron			Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsinchu, Taipei	
File	DDR2 DIMM			Rev
Size	AS	Document Number	W444444	ADD
Date	Monday, May 28, 2006	Sheet	17	of 38

Channel A



Place at
opposite ends
of the VTT
island

Channel B



Place at
opposite ends
of the VTT
island

<Variant Name>

wlstron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File
DDR2 Terms & Decaps

Size	Document Number	New
C	EAGLELAKE	ADD
Date	Monday, May 25, 2009	Sheet 18 of 39

From MCH

13 HSYNC_3P3V >> HSYNC_3P3V
 13 VSYNC_3P3V >> VSYNC_3P3V
 13 MCH_DDC_CLK >> MCH_DDC_CLK
 13 MCH_DDC_DATA >> MCH_DDC_DATA




HSYNC_3P3V 1 2 HSYNC_5V_CON
 R114 (R) 0R0402-PAD
 VSYNC_3P3V 1 2 VSYNC_5V_CON
 R120 (R) 0R0402-PAD

13,20 MCH_VGA_RED >> MCH_VGA_RED
 13,20 MCH_VGA_GREEN >> MCH_VGA_GREEN
 13,20 MCH_VGA_BLUE >> MCH_VGA_BLUE

To SCALAR

20 DDC_CLK_VGA >> DDC_CLK_VGA
 20 DDC_DATA_VGA >> DDC_DATA_VGA
 20 VSYNC_5V_CON >> VSYNC_5V_CON
 20 HSYNC_5V_CON >> HSYNC_5V_CON

13,20 RED_CONN >> RED_CONN
 13,20 GREEN_CONN >> GREEN_CONN
 13,20 BLUE_CONN >> BLUE_CONN



<Variant Name>

wistron

Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title

VGA CONNECTOR

Size
A

Document Number
EAGLELAKE

Rev
A00

Date: Monday, May 25, 2009

Sheet










19 of 39

PARALLEL PORT


32,33 ERRORP* <> ERRORP*
 32,33 SLCTIN* <> SLCTIN*
 32,33 BUSYP <> BUSYP
 32,33 PP7 <> PP7
 32,33 SLCT <> SLCT
 32,33 PACK* <> PACK*

32 PRT_ISP <> PRT_ISP
 20 ISP_CLK <> ISP_CLK
 20 ISP_DAT <> ISP_DAT

6,7,17,30,32 SMBCLK <> SMBCLK
 6,7,17,30,32 SMBDATA <> SMBDATA
 32 SMBUS_ISP <> SMBUS_ISP




<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title PRT and SMBUS ISP			
Size A3	Document Number EAGLELAKE		Rev A0
Date:	Monday, May 25, 2009	Sheet	21 of 39




SATA CONNECTORS

SATA 2Port Right angle : 20.81227.014, 20.81228.014



Layout: Please put them together



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **SATA CONN**

Size
A4


Document Number
EAGLELAKE

Rev
A00

Date: Monday, May 25, 2009

Sheet 25 of 39







Side USB are Port 2, 3, 4, 5
Rear USB are Port 6, 7
Internal USB, Port 1 for Camera
Internal USB, Port 0 is for Mini PCIE slot




SIDE 2 USB PORT (5)

1port USB : 22.10218.N11
2port USB : 22.10218.G71


SIDE USB PORT (2/3)




CLOSED TO USB CONNECTOR




INTERNAL USB PORT (1) for Camera, Digital Mic



Wrong part in X01 ,need to check it



[illegible]

The diagram shows the JKFHP1 module with the following components and connections:

- Inputs:** F.HPO.L and F.HPO.R (red lines) connect to R457 and R456 (10k resistors) respectively. These resistors connect to pins 2 and 3 of the OR0603-PAD.
- Outputs:** The OR0603-PAD connects to HP_OUT.L.CON and HP_OUT.R.CON (red lines), which then connect to the HP and ID pins of the AUDIO-KT132-GP.
- Power and Ground:** SC220P50V2K03GP capacitors are connected to the HP and ID pins. Ground connections are shown at the bottom.
- Internal Components:** The module contains a BILATERAL OP AMP (AUDIO-KT132-GP) with pins 1, 2, 3, 4, 5, 6, and 7 labeled. Pin 1 is GND, pin 2 is GND, pin 3 is GND, pin 4 is X, pin 5 is X, pin 6 is X, and pin 7 is X.

SPKR_L_ L25 1

SPKR_L_ L24 1

SPKR_R_ L26 1

SPKR_R_ L27 1

HCB1608KF-330-GP

HCB1608KF-330-GP

HCB1608KF-330-GP

HCB1608KF-330-GP

C327

C326

C328

C329

20.60306.104

SPKR_L_C 1

SPKR_L_C 2

SPKR_L_C 3


SPKR_R_C 4



DVD-CON4-S17-GP

HCB1608KF-330T30




Z=33 ohm,Rdc=0.04 ohm

I=3A, 0603








4/21




Disable EEPROM function	Mount 4.7kohm
EEPROM Enable	Unmount



1394 port Common Choke




Front 4pin 4/21



If using 6pin CONN, please separate shielding GND and signal GND.

| XCPS Definition:

```
| For 6pin type of 1394, mount 1lkohm res to +12V.  
| For 4pin type, unmount 1lkohm res.  
| Both of type need mount 1kohm to GND.
```



<Variant Name>




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title	VT6325 1394/CARD READER
-------	-------------------------

Size C	Document Number EAGLELAKE	Rev A00
Date: Monday, May 25, 2009	Sheet 28 of 39	

Link to ICH







Link to RJ45(RISER1)





Link to Clock gen



Link to SIO



	SPEED_10*_L	SPEED_100*_L	SPEED_100*_L
10Mbps	L	H	H
100Mbps	H	L	H
1000Mbps	H	H	L



- In layout
1. The trace of Pin48 shall be within 200mil.
 2. The trace of Pin44,45 must be within 40mil.

<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
Gb LAN RTL8111DL

Size
A3




Document Number
EAGLELAKE

Rev
A00

Date
Monday, May 25, 2009

Sheet
29 of 39

Mini PCIE slot 1 INTERNAL USB PORT (0)
for Mini PCIE



<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	2	161-175
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	3	281-295
4. The Impact of the Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	4	401-415
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	5	521-535
6. The Impact of the Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	6	641-655
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	7	761-775
8. The Impact of the Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	8	881-895
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	9	901-915
10. The Impact of the Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	10	1021-1035

MINI PCIE SLOT






Size
A4


Document Number
EAGLELAKE

Rev	A00
-----	-----

Date: Monday, May 25, 2009


Sheet 30 of 39









<Core Design>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
			
File	SPI & FAN & BUZZER & LED		
Size	Document Number	Rev	
C	EAGLELAKE	A00	
Date	Monday, May 25, 2009	Sheet	31 of 39






Gb LAN



PARALLEL PORT



SERIAL PORT



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, TaipeiTitle
REAR IO RISERSize
A3 Document Number
EAGLELAKERev
A00



Date: Monday, May 25, 2009

Sheet 33 of 39


DC 19V IN

4	3
2	1

20.80991.004
20.80226.004



PB_IN_EUP	SLP_S5_N	SYS_EN
X	H	H
X	H	H
H	L	L
	L	H




<Variant Name>


wlstron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


File
DC19V & SYS_EN CIRCUIT

Size C Document Number EAGLELAKES Rev A00
Date: Monday, May 25, 2009 Sheet 34 of 39



<Variant Name>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
			
File		VCC_12V & VCC5 & VCC3_3	
Size	Document Number	Rev	
C	EAGLELAK	A00	
Date:	Monday, May 25, 2009	Sheet	36 of 39

V_19_IN --> V_1P8_MEM




$$R_{isen} = 5.1k, R_{ds(on)} = 9.4m\Omega$$

$$OCP = (I_{oc} \cdot R_{isen}) / R_{ds(on)} = I_{ocsp}$$

$$OCP = (26u \cdot 5.1k) / 9.4m = 14.1A$$



V_19_IN --> V_1P1V




$$R_{isen} = 6.2k, R_{ds(on)} = 9.4m\Omega$$

$$OCP = (I_{oc} \cdot R_{isen}) / R_{ds(on)} = I_{ocsp}$$


$$OCP = (26u \cdot 6.2k) / 9.4m = 17.2A$$



$$1.8V / I_{max} = 11A$$



$$1.1V / I_{max} = 13A$$




$$V_o = 0.6(1+R1/R2)$$

$$= 0.6(1+1.2K/1.4K)$$

$$= 1.1142V$$

V_FSB_VTT support 65nm Quad-core Processors on Intel 4 series chipset



$$1.2V / I_{max} = 4.0A$$

$$V_{out} = 0.8x(1+R1/R2)$$


$$V_{out} = 0.8x(1+1/2)$$

V_1P8_MEM --> V_1P5_ICH

$$1.5V / I_{max} = 2.8A$$

$$2.3A \text{ for ICH10,}$$


$$0.5A \text{ for Mini PCIE card.}$$



$$V_{out} = 0.8x(1+R1/R2)$$


$$V_{out} = 0.8x(1+1/1.05)$$

Vout= V_1P05_ICH



$$V_{out} = 0.8x(1+R1/R2)$$



$$V_{out} = 0.8x(1+43/137)$$



Place these COUPON in V-cut



50 OHM TRACE

The traces rule of TOP and BOT is 4 (Trace wide/Gap space)



95 OHM TRACE

The traces rule of TOP and BOT is 4/8/4 (Trace wide/Gap space/Trace wide)



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

TEST COUPON

Size
A4

Document Number
EAGLELAKE

Rev
A00

Date: Monday, May 25, 2009

Sheet 39 of 39